# SYCL for Heterogeneous Architectures

## Aiichiro Nakano

Collaboratory for Advanced Computing & Simulations
Department of Computer Science
Department of Physics & Astronomy
Department of Quantitative & Computational Biology
University of Southern California

Email: anakano@usc.edu

Goal: Unified low-level programming of both CPU & various accelerators including GPU

# **Open Programming Models**

OpenCL (Open Computing Language)
 Open standard for programming heterogeneous devices
 https://www.khronos.org/opencl/

#### • SYCL

High-level programming standard (or abstraction layer) for single-source C++ based language on heterogeneous computer architectures

https://www.khronos.org/sycl/

See <u>SYCL 101</u> (Intel, 2023)


• Data parallel C++ (DPC++)

Extension of C++ programming language, incorporating SYCL & other features, initially created by Intel; an open-source compiler is available on GitHub

https://intel.github.io/llvm-docs/index.html

## **Platform Model**


• DPC++ unifies programming of central processing unit (CPU, scalar computation), graphics processing unit (GPU, vector computation), artificial-intelligence accelerator (AI, matrix or tensor) and field-programmable gate array (FPGA, spatial computation)



<u>Data Parallel C++</u>, B. Ashbaugh *et al.* (Apress, 2021); sample codes at <a href="https://github.com/Apress/data-parallel-CPP">https://github.com/Apress/data-parallel-CPP</a>

## **Host & Device Codes**

- Various accelerators (e.g., GPU & FPGA) are referred to as devices
- DPC++ program can be a single source, *i.e.*, the same file contains both the host code to run on CPU and device kernels that run on devices




#### C++ in a nutshell

- Class: User-defined data type that contains both member variables & member functions to work on them
- Object: Instance of a class

Many C++ tutorials like: <a href="http://www.cplusplus.com/doc/tutorial">http://www.cplusplus.com/doc/tutorial</a>

# Queue

- Queue: Abstraction to which work is submitted for execution on a single device (defined in SYCL as sycl::queue class)
- A queue is bound to a device upon construction of the queue object
- Selection of a device is achieved using sycl::device\_selector class



#### **Built-in selectors:**

```
cpu_selector
gpu_selector
Intel::fpga_selector
CPU as device (useful for debugging)
GPU
FPGA
```

• Device selector has been deprecated — use callable instead, e.g., sycl::gpu selector v

# Binding a Queue to a Device

#### get\_device.cpp

```
#include <CL/sycl.hpp>
                              Header that defines sycl constructs
#include <iostream>
                              C++ I/O stream (i.e., sequence of data elements for I/O)
using namespace sycl;
                             Allows the use of sycl-defined constructs w/o sycl:: prefix
int main() {
  queue q(gpu_selector_v); Construct a queue object on GPU
  std::cout << "Device: "</pre>
               << q.get device().get info<info::device::name>()
               << std::endl;
                                    get info() returns information of the device object,
                 newline character
                                     which in turn was returned by get device()
  return 0;
                 in standard
                                    function of the queue
}
                 namespace
```


## **Compile & run on Intel Tiber AI Cloud\***

```
$ icpx -fsycl -o get_device get_device.cpp
$ ./get_device
evice: Intel(R) Data Center GPU Max 1100
```


<sup>\*</sup> https://www.intel.com/content/www/us/en/developer/tools/devcloud/services.html

# **Host & Device Memory**

Host & device have separate memories



 Data needed by a device kernel must be transferred from host memory to device memory prior to kernel execution, and results of kernel computation must be transferred back from device memory to host memory upon termination of kernel execution



# Data Management: Buffer

- Buffer class: Abstraction of data object (not specific memory addresses)
- A buffer object can be created from existing data on the host; data is copied during buffer construction from the existing host allocation into the buffer object
- Range class: Represents one-, two- or three-dimensional range

# Data Management: Accessor

• Accessor class: Abstraction of reading & writing operations on buffer objects; usually created by get access() method in the buffer class

Type is automatically deduced from the initializer

```
auto sumAccessor =
sumBuf.get_access<access::mode::read_write>(h);

get_access() method of a buffer object creates an
accessor object, with which the buffer can be
accessed with a specified access mode
```

Command-group handler (see next slide) that will access the buffer

| Access mode | Description                     |
|-------------|---------------------------------|
| read        | Read-only access by device code |
| write       | Device code will write into it  |
| read_write  | Read & write access             |

## **Device Code**

- Device code (cf. CUDA kernel) is submitted to a queue using submit() function of a queue object
- Argument to submit() is a command group function object in the form of lambda expression (i.e., function with no name):

  [access mode to caller's variables] (argument list) {function body}
- The argument of the passed function is a handler to access the command group, which will be created by a runtime system and passed to the user through the argument

## **Parallelization Construct**

cf. omp parallel for

- Device code can be parallelized using parallel\_for() function, which takes a range of a loop index and a function as arguments
- Argument of the function is a loop index, which is of id class (index in a one-, two or three-dimensional range)
- Loop indices are distributed among multiple threads on device for parallel execution

# Example: Computing the Value of $\pi$

## Numerical integration

$$\int_0^1 \frac{4}{1+x^2} \, dx = \pi$$

• Discretization:

$$\Delta = 1/N: \text{ step} = 1/\text{NBIN}$$


$$x_i = (i+0.5)\Delta \ (i=0,...,N-1)$$

$$\sum_{i=0}^{N-1} \frac{4}{1+x_i^2} \Delta \cong \pi$$

```
#define NBIN 1000000

float sum = 0.0f;
float step = 1.0f/NBIN;
for (int i=0; i<NBIN; i++) {
   float x = (i+0.5f)*step;
   sum += 4.0f/(1.0f+x*x);
}
float pi = sum*step;</pre>
```

# Area under the curve $\cong$ sum of N rectangular areas




# Multithreading & Data Privatization

- Multithreading: Interleaved assignment of bins i among NTHRD threads, where thread ID  $tid \in [0, NTHRD 1]$
- Data privatization: Provide each thread a dedicated accumulator to avoid a race condition (*i.e.*, nondeterministic result depending on the timing of read & write operations on a shared variable by multiple threads)

```
for (int i=tid; i<NBIN; i+=NTHRD) {
  float x = (i+0.5)*step;
  sum[tid] += 4.0/(1.0+x*x);
}</pre>
```

• Interthread reduction: After all partial summations have been executed by multiple threads, the total sum must be computed by a single thread

```
float pi = 0.0f
for (int i=0; i<NTHRD; i++)
  pi += sum[i];
Pi *= step;</pre>
```



## Computing $\pi$ on a Device

#### From pi.cpp

```
q.submit([&](handler &h){
  auto sumAccessor =
  sumBuf.get_access<access::mode::read_write>(h);
  h.parallel_for(sizeBuf, [=](id<1> tid) {
    for (int i=tid; i<NBIN; i+=NTRD) {
      float x = (i+0.5f)*step;
      sumAccessor[tid] += 4.0f/(1.0f+x*x);
    }
  }); // End parallel_for
}); // End queue submit</pre>
```

## Compile & run on Intel Tiber AI Cloud\*

```
$ icpx -fsycl -o pi pi.cpp
$ ./pi
Running on: Intel(R) Data Center GPU Max 1100
Pi = 3.14159
```

<sup>\*</sup> https://www.intel.com/content/www/us/en/developer/tools/devcloud/services.html

# Synchronization

Synchronization between host & device can be achieved by buffer destruction

```
std::array<float, NTRD> sum;
    Buffer is created in a separate scope
  queue q(qpu selector v);
  range<1> sizeBuf{NTRD};
  buffer<float,1> sumBuf(sum.data(),sizeBuf); Buffer now takes
                                                   ownership of sum array
  q.submit([&](handler &h){
    auto sumAccessor =
    sumBuf.get access<access::mode::read write>(h);
    h.parallel for(sizeBuf, [=](id<1> tid) {
      for (int i=tid; i<NBIN; i+=NTRD) {</pre>
         float x = (i+0.5f)*step;
         sumAccessor[tid] += 4.0f/(1.0f+x*x);
    }); // End parallel for
                                                      Buffer relinquishes the
  }); // End queue submit
                                                      ownership of data &
    Buffer destructor is invoked when exiting from the scope-
                                                      copies its contents back
float pi=0.0f;
                                                      to host memory
for (int i=0; i<NTRD; i++)
  pi += sum[i];
pi *= step;
std::cout << "Pi = " << pi << std::endl;
```

# **SYCL Program Pattern**

```
#include <CL/sycl.hpp>
#include <iostream>
#include <array>
using namespace cl::sycl;
#define NBIN 1000000 // # of bins for quadrature
#define NTRD 512
                 // # of threads
int main() {
  float step = 1.0f/NBIN;
 std::array<float, NTRD> sum;
  for (int i=0; i<NTRD; ++i) sum[i] = 0.0f;
    queue q(qpu selector v);
    std::cout << "Running on: " <<
      q.get device().get info<info::device::name>() << std::endl;</pre>
    range<1> sizeBuf{NTRD};
    buffer<float, 1> sumBuf(sum.data(), sizeBuf);
                                                              Create Buffer
    q.submit([&](handler &h){
      auto sumAccessor =
                                                              Copy to Device
      sumBuf.get access<access::mode::read write>(h);
      h.parallel for(sizeBuf, [=](id<1> tid) {.
                                                              Execute Kernel
        for (int i=tid; i<NBIN; i+=NTRD) {</pre>
          float x = (i+0.5f)*step;
          sumAccessor[tid] += 4.0f/(1.0f+x*x);
      }); // End parallel for
    }); // End queue submit
                                                            Copy Back to Host
  float pi=0.0f;
 for (int i=0; i<NTRD; i++) // Thread reduction
    pi += sum[i];
 pi *= step; // Multiply bin width to complete integration
 std::cout << "Pi = " << pi << std::endl;
  return 0;
                                See key-concept definitions on p. 11 of SYCL 101
```

## Where to Go from Here

## Sign up to Intel Tiber AI Cloud and go through SYCL tutorials

| Available notebooks (22) All All with Intel                            | Gaudi 2 Accelerator Al with Max Series GPU C++ SYCL Qu  | uantum Computing Rendering Toolkit            |
|--|---|---|
| Type to search Q Connect n   | w w   |   |
| C++ SYCL   |   |   |
| Use oneAPI and SYCL C++ to achieve portable, perform                   | nant code.  |   |
| Essentials of SYCL   | Performance, Portability and Productivity   | Introduction to GPU Optimization              |
| Learn to write performant and portable code using one API and SYCL C++ | Learn to write performant and portable HPC code for multiple platforms with oneAPI and SYCL C++ | Learn GPU optimization techniques using SYCL. |
| Launch   | Launch  | Launch  |
| Migrate from CUDA® to C++ with SYCL®                                   |   |   |
| Optimize apps from traditional CUDA environments                       |   |   |
| Launch   |   |   |

#### See also the SYCL 101 book:

https://www.intel.com/content/www/us/en/docs/sycl/introduction/latest/overview.html